

**Amendments to the Claims**

**1. (Original)** A method comprising:

decrypting encrypted data that resides on one or more memory surfaces  
associated with a video card, said act of decrypting being performed under the  
influence of a cryptographic processor that resides on the video card, said act of  
decrypting taking place only when an operation is to be performed on the data by a  
graphics processor unit (GPU) that resides on the video card;

performing an operation on the decrypted data using the GPU to provide  
resultant data;

re-encrypting, under the influence of the cryptographic processor, the  
resultant data; and

writing the encrypted resultant data to a memory surface associated with the  
video card;

at least one of said acts of decrypting and re-encrypting taking place on a  
per cache page basis.

**2. (Original)** The method of claim 1, wherein the memory surfaces  
reside on the video card.

**3. (Original)** The method of claim 1, wherein the acts of decrypting  
and re-encrypting are performed using one or more block ciphers.

1  
4. **(Original)** The method of claim 1, wherein the acts of decrypting  
and re-encrypting are performed, at least in part, using one or more block ciphers  
whose block size bears an integer size relation to a cache line of a cache page.

5  
5. **(Original)** The method of claim 1, wherein the act of decrypting  
and re-encrypting take place on a pixel-by-pixel basis.

6. **(Original)** The method of claim 1, wherein the cryptographic  
10 processor comprises a hardware component mounted on the video card.

7. **(Original)** The method of claim 1, wherein the cryptographic  
processor comprises an integrated circuit chip mounted on the video card.

15  
8. **(Original)** The method of claim 1, wherein the cryptographic  
processor comprises a trusted component.

9. **(Original)** The method of claim 1 further comprising receiving  
pre-swizzled encrypted data and writing the pre-swizzled encrypted data to the one  
20 or more memory surfaces.

1           **10. (Original)** The method of claim 1 further comprising receiving  
pre-swizzled encrypted data that has been pre-swizzled by trusted software, and  
writing the pre-swizzled encrypted data to the one or more memory surfaces.

5           **11. (Original)** The method of claim 1, wherein the act of decrypting  
comprises caching decrypted pages in a local page pool cache to avoid multiple  
decryptions if a same page is needed.

**12. (Original)** A method comprising:  
10       decrypting encrypted data that resides on one or more memory surfaces  
associated with a video card, said act of decrypting being performed under the  
influence of a cryptographic processor that resides on the video card, said act of  
decrypting taking place only when an operation is to be performed on the data by a  
graphics processor unit (GPU) that resides on the video card;

15       performing an operation on the decrypted data using the GPU to provide  
resultant data;

          re-encrypting, under the influence of the cryptographic processor, the  
resultant data; and

          writing the encrypted resultant data to a memory surface associated with the  
20       video card;

          said acts of decrypting and re-encrypting taking place on a per cache page  
basis.

1  
**13. (Original)** The method of claim 12, wherein the memory surfaces  
reside on the video card.

5  
**14. (Original)** The method of claim 12, wherein the acts of  
decrypting and re-encrypting are performed using one or more block ciphers.

**15. (Original)** The method of claim 12, wherein the acts of  
decrypting and re-encrypting are performed, at least in part, using one or more  
10 block ciphers whose block size bears an integer size relation to a cache line of a  
cache page.

**16. (Original)** The method of claim 12, wherein the act of decrypting  
and re-encrypting take place on a pixel-by-pixel basis.

15  
**17. (Original)** The method of claim 12, wherein the cryptographic  
processor comprises a hardware component mounted on the video card.

**18. (Original)** The method of claim 12, wherein the cryptographic  
20 processor comprises an integrated circuit chip mounted on the video card.

1           **19. (Original)** The method of claim 12, wherein the cryptographic  
processor comprises a trusted component.

5           **20. (Original)** The method of claim 12 further comprising receiving  
pre-swizzled encrypted data and writing the pre-swizzled encrypted data to the one  
or more memory surfaces.

10           **21. (Original)** The method of claim 12 further comprising receiving  
pre-swizzled encrypted data that has been pre-swizzled by trusted software, and  
writing the pre-swizzled encrypted data to the one or more memory surfaces.

15           **22. (Original)** The method of claim 12, wherein the act of decrypting  
comprises caching decrypted pages in a local page pool cache to avoid multiple  
decryptions if a same page is needed.

1           **23. (Original)** A method comprising:

decrypted encrypted data that resides on one or more memory surfaces of a  
video card memory, said act of decrypting taking place only when an operation is  
to be performed on the data by a graphics processor unit (GPU) that resides on the  
5 video card;

performing an operation on the decrypted data using the GPU to provide  
resultant data;

re-encrypting the resultant data; and

writing the encrypted resultant data to a video card memory surface  
10 associated with the video card,

at least one of said acts of decrypting and re-encrypting taking place on a  
per cache page basis.

15           **24. (Original)** The method of claim 23, wherein the acts of  
decrypting and re-encrypting are performed using one or more block ciphers.

20           **25. (Original)** The method of claim 23, wherein the acts of  
decrypting and re-encrypting are performed, at least in part, using one or more  
block ciphers whose block size bears an integer size relation to a cache line of a  
cache page.

1           **26. (Original)** The method of claim 23, wherein the acts of  
decrypting and re-encrypting take place on a pixel-by-pixel basis.

5           **27. (Original)** The method of claim 23, wherein the acts of  
decrypting are performed using at least one key that was received from a trusted  
software component.

10           **28. (Original)** The method of claim 23 further comprising receiving  
pre-swizzled encrypted data and writing the pre-swizzled encrypted data to the one  
or more memory surfaces.

15           **29. (Original)** The method of claim 23 further comprising receiving  
pre-swizzled encrypted data that has been pre-swizzled by trusted software, and  
writing the pre-swizzled encrypted data to the one or more memory surfaces.

20           **30. (Original)** The method of claim 23, wherein the act of decrypting  
comprises caching decrypted pages in a local page pool cache to avoid multiple  
decryptions if a same page is needed.

1           **31. (Original)** A method comprising:  
decrypted encrypted data that resides on one or more memory surfaces of a  
video card memory, said act of decrypting taking place only when an operation is  
to be performed on the data by a graphics processor unit (GPU) that resides on the  
5 video card;  
performing an operation on the decrypted data using the GPU to provide  
resultant data;  
re-encrypting the resultant data; and  
writing the encrypted resultant data to a video card memory surface  
10 associated with the video card,  
said acts of decrypting and re-encrypting taking place on a per cache page  
basis.

15           **32. (Original)** The method of claim 31, wherein the acts of  
decrypting and re-encrypting are performed using one or more block ciphers.

20           **33. (Original)** The method of claim 31, wherein the acts of  
decrypting and re-encrypting are performed, at least in part, using one or more  
block ciphers whose block size bears an integer size relation to a cache line of a  
cache page.



1           **34. (Original)** The method of claim 31, wherein the acts of  
decrypting and re-encrypting take place on a pixel-by-pixel basis.

5           **35. (Original)** The method of claim 31, wherein the acts of  
decrypting are performed using at least one key that was received from a trusted  
software component.

10           **36. (Original)** The method of claim 31 further comprising receiving  
pre-swizzled encrypted data and writing the pre-swizzled encrypted data to the one  
or more memory surfaces.

15           **37. (Original)** The method of claim 31 further comprising receiving  
pre-swizzled encrypted data that has been pre-swizzled by trusted software, and  
writing the pre-swizzled encrypted data to the one or more memory surfaces.

20           **38. (Original)** The method of claim 31, wherein the act of decrypting  
comprises caching decrypted pages in a local page pool cache to avoid multiple  
decryptions if a same page is needed.

1           **39. (Original)** A system comprising:

means for decrypting, on a per cache page basis, encrypted data that resides  
on one or more memory surfaces of a video card memory only when an operation  
is to be performed on the data by a graphics processor unit (GPU) that resides on  
5 the video card;

means for performing an operation on the decrypted data to provide  
resultant data;

means for re-encrypting, on a per cache page basis, the resultant data; and

means for writing the encrypted resultant data to a video card memory  
10 surface associated with the video card.

**40. (Original)** The system of claim 39, wherein the means for  
decrypting comprises, at least in part, cryptographic hardware inside the GPU.

15           **41. (Original)** The system of claim 39, wherein the means for  
performing comprises a GPU.

**42. (Original)** The system of claim 39, wherein the means for re-  
encrypting comprises, at least in part, cryptographic processor hardware mounted  
20 on the video card.

1           **43. (Original)** The system of claim 39, wherein said means for  
decrypting and re-encrypting comprise one or more block ciphers whose block  
size bears an integer size relation to a cache line of a cache page.

5           **44. (Original)** The system of claim 39 further comprising means for  
pooling decrypted pages to avoid multiple decryptions of a page that might be  
needed more than once.

10           **45. (Original)** A system comprising:  
a video card;  
a graphics processor unit (GPU) on the video card and configured to  
process video data that is to be rendered on a display device;  
memory on the video card comprising one or more input memory surfaces  
configured to hold encrypted data that is to be operated upon by the GPU, and one  
15 or more output memory surfaces configured to hold encrypted resultant data that is  
to be rendered on the display device;  
a cryptographic processor on the video card and configured to control  
encryption and decryption on the video card, the cryptographic processor being  
configured to enable encrypted data on one or more of the input memory surfaces  
20 to be decrypted, on a per cache page basis, in connection with an operation that is  
to be performed on the data by the GPU; and

1           the cryptographic processor further being configured to enable data that has  
been operated upon by the GPU to be encrypted, on a per cache page basis, to an  
output memory surface.

5           **46. (Original)** The system of claim 45, wherein the cryptographic  
processor is configured to use block ciphers to effect encryption and decryption.

10           **47. (Original)** The system of claim 45, wherein the cryptographic  
processor is configured to use one or more block ciphers whose block size bears  
an integer size relation to a cache line of a cache page.

**48. (Original)** The system of claim 45, wherein the cryptographic  
processor comprises a hardware component mounted on the video card.

15           **49. (Original)** The system of claim 45, wherein the cryptographic  
processor comprises an integrated circuit chip.

**50. (Original)** The system of claim 45, wherein the cryptographic  
processor comprises a trusted component.

20           **51. (Original)** The system of claim 45, wherein the cryptographic  
processor is configured to set up a session key with a trusted software component.

1           **52. (Original)** A computer system embodying the system of claim 45.

**53. (Previously Presented)** A method comprising:

          providing multiple input memory surfaces that are to hold encrypted data

5       that is to be processed by a graphics processor unit (GPU) on a video card;

          associating, with each input memory surface, a decryptor that is uniquely  
configured so as to decrypt the encrypted data that is held by the associated input  
memory surface;

          decrypting, with at least one associated decryptor, encrypted data that  
10       resides on at least one respective input memory surface;

          performing an operation on the decrypted data using the GPU to provide  
resultant data;

          re-encrypting the resultant data; and

          writing the encrypted resultant data to an output memory surface associated  
15       with the video card,

          at least one of said acts of decrypting and re-encrypting taking place on a  
per cache page basis.

**54. (Original)** The method of claim 53, wherein the act of providing  
20       the multiple input memory surfaces comprises providing at least one input  
memory surface on the video card.

1           **55. (Original)** The method of claim 53, wherein the act of re-  
encrypting comprises using an encryptor that is uniquely associated with the  
output memory surface to re-encrypt the resultant data.

5           **56. (Original)** The method of claim 53, wherein the act of re-  
encrypting comprises using an encryptor that is uniquely associated with the  
output memory surface to re-encrypt the resultant data, and wherein negotiated  
key indices are used to identify and regulate which keys are used in decrypt and  
re-encrypt operations.

10           **57. (Original)** The method of claim 53, wherein the acts of  
decrypting and re-encrypting are performed using one or more block ciphers.

15           **58. (Original)** The method of claim 53, wherein the acts of  
decrypting and re-encrypting are performed, at least in part, using one or more  
block ciphers whose block size bears an integer size relation to a cache line of a  
cache page.

20           **59. (Original)** The method of claim 53, wherein the acts of  
decrypting and re-encrypting take place on a pixel-by-pixel basis.

1           **60. (Original)** The method of claim 53, wherein the acts of  
decrypting and re-encrypting are performed under the influence of a cryptographic  
processor that resides on the video card.

5           **61. (Original)** The method of claim 60, wherein the cryptographic  
processor comprises an integrated circuit chip.

**62. (Original)** The method of claim 60, wherein the cryptographic  
processor comprises a trusted component.

10           **63. (Original)** The method of claim 53, wherein the act of decrypting  
is performed only when the GPU is to perform an operation on data that resides on  
a particular input memory surface.

15           **64. (Original)** The method of claim 53 further comprising restricting  
one or more operations that can be performed by the GPU based on whether  
encrypted output is available.

20           **65. (Original)** The method of claim 53 further comprising decrypting  
the encrypted resultant data for rendering on a display device.

1           **66. (Original)** The method of claim 53 further comprising decrypting,  
with a display convertor, the encrypted resultant data for rendering on a display  
device.

5           **67. (Original)** The method of claim 53 further comprising receiving  
pre-swizzled encrypted data and writing the pre-swizzled encrypted data to the  
input memory surfaces.

10           **68. (Original)** The method of claim 53 further comprising receiving  
pre-swizzled encrypted data that has been pre-swizzled by trusted software, and  
writing the pre-swizzled encrypted data to the input memory surfaces.

15           **69. (Original)** The method of claim 53, wherein the act of decrypting  
comprises caching decrypted pages in a local page pool cache to avoid multiple  
decryptions if a same page is needed.

20           **70. (Previously Presented)** A method comprising:  
providing multiple input memory surfaces that are to hold encrypted data  
that is to be processed by a graphics processor unit (GPU) on a video card;  
associating, with each input memory surface, a decryptor that is uniquely  
configured so as to decrypt the encrypted data that is held by the associated input  
memory surface;



1        decrypting, with at least one associated decryptor, encrypted data that  
resides on at least one respective input memory surface;  
      performing an operation on the decrypted data using the GPU to provide  
resultant data;  
5        re-encrypting the resultant data; and  
      writing the encrypted resultant data to an output memory surface associated  
with the video card,  
      said acts of decrypting and re-encrypting taking place on a per cache page  
basis.

10        **71. (Original)** The method of claim 70, wherein the act of providing  
the multiple input memory surfaces comprises providing at least one input  
memory surface on the video card.

15        **72. (Original)** The method of claim 70, wherein the act of re-  
encrypting comprises using an encryptor that is uniquely associated with the  
output memory surface to re-encrypt the resultant data.

20        **73. (Original)** The method of claim 70, wherein the act of re-  
encrypting comprises using an encryptor that is uniquely associated with the  
output memory surface to re-encrypt the resultant data, and wherein negotiated

1 key indices are used to identify and regulate which keys are used in decrypt and  
re-encrypt operations.

5 74. (Original) The method of claim 70, wherein the acts of  
decrypting and re-encrypting are performed using one or more block ciphers.

10 75. (Original) The method of claim 70, wherein the acts of  
decrypting and re-encrypting are performed, at least in part, using one or more  
block ciphers whose block size bears an integer size relation to a cache line of a  
cache page.

76. (Original) The method of claim 70, wherein the acts of  
decrypting and re-encrypting take place on a pixel-by-pixel basis.

15 77. (Original) The method of claim 70, wherein the acts of  
decrypting and re-encrypting are performed under the influence of a cryptographic  
processor that resides on the video card.

20 78. (Original) The method of claim 77, wherein the cryptographic  
processor comprises an integrated circuit chip.

1           **79. (Original)** The method of claim 77, wherein the cryptographic processor comprises a trusted component.

5           **80. (Original)** The method of claim 70, wherein the act of decrypting is performed only when the GPU is to perform an operation on data that resides on a particular input memory surface.

10           **81. (Original)** The method of claim 70 further comprising restricting one or more operations that can be performed by the GPU based on whether encrypted output is available.

**82. (Original)** The method of claim 70 further comprising decrypting the encrypted resultant data for rendering on a display device.

15           **83. (Original)** The method of claim 70 further comprising decrypting, with a display convertor, the encrypted resultant data for rendering on a display device.

20           **84. (Original)** The method of claim 70 further comprising receiving pre-swizzled encrypted data and writing the pre-swizzled encrypted data to the input memory surfaces.

1           **85. (Original)** The method of claim 70 further comprising receiving  
pre-swizzled encrypted data that has been pre-swizzled by trusted software, and  
writing the pre-swizzled encrypted data to the input memory surfaces.

5           **86. (Original)** The method of claim 70, wherein the act of decrypting  
comprises caching decrypted pages in a local page pool cache to avoid multiple  
decryptions if a same page is needed.

10           **87. (Original)** A system comprising:  
a video card;  
a graphics processor unit (GPU) on the video card and configured to  
process video data that is to be rendered on a display device;

15           memory on the video card comprising one or more input memory surfaces  
configured to hold encrypted data that is to be operated upon by the GPU, and one  
or more output memory surfaces configured to hold encrypted resultant data that is  
to be rendered on the display device;

20           a cryptographic processor on the video card and configured to control  
encryption and decryption on the video card, the cryptographic processor  
comprising a key manager for managing keys that can be utilized for encrypting  
and decrypting data on the video card;

            each individual input memory surface having its own unique associated key  
for decrypting encrypted data held thereon;

1 the cryptographic processor being configured to enable encrypted data on  
one or more of the input memory surfaces to be decrypted on a per cache page  
basis so that the decrypted data can be operated upon by the GPU;

the cryptographic processor further being configured to enable data that has  
5 been operated upon by the GPU to be encrypted on a per cache page basis to an  
output memory surface.

**88. (Original)** The system of claim 87, wherein the cryptographic  
processor is configured to control encryption and decryption using block ciphers.

10 **89. (Original)** The system of claim 87, wherein encryption and  
decryption takes place on a pixel-by-pixel basis.

**90. (Original)** The system of claim 87, wherein encrypted data held  
15 on an input memory surface is decrypted only when it is to be operated upon by  
the GPU.

**91. (Original)** The system of claim 87, wherein the cryptographic  
processor comprises an integrated circuit chip.

20 **92. (Original)** The system of claim 87, wherein the cryptographic  
processor comprises a trusted component.

1

**93. (Original)** The system of claim 87, wherein the cryptographic processor is configured to set up a session key with a trusted software component.

5

**94. (Original)** A computer system embodying the system of claim 87.

10

15

20